



US 20190005876A1

(19) **United States**

(12) **Patent Application Publication**
LIU

(10) **Pub. No.: US 2019/0005876 A1**
(43) **Pub. Date: Jan. 3, 2019**

(54) **PIXEL COMPENSATION CIRCUIT AND DISPLAY DEVICE**

Publication Classification

(71) Applicant: **Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd.**, Wuhan, Hubei (CN)

(51) **Int. Cl.**
G09G 3/3233 (2006.01)
(52) **U.S. Cl.**
CPC ... **G09G 3/3233** (2013.01); **G09G 2300/0819** (2013.01); **G09G 2310/061** (2013.01); **G09G 2320/045** (2013.01); **G09G 2300/0842** (2013.01)

(72) Inventor: **Jie LIU**, Shenzhen, Guangdong (CN)

(73) Assignee: **Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd.**, Wuhan, Hubei (CN)

(57) **ABSTRACT**

A pixel compensation circuit and a display are provided. First, third, fourth, and fifth switches include control terminals coupled to a light-emitting control terminal, a control signal, a first scanning signal and a second scanning signal, respectively. A second switch includes a control terminal connected to the second terminal of the second switch. A driving switch includes a control terminal connected to the second terminal of the third switch, a first terminal connected to the second terminal of the first switch, and a second terminal coupled to a second terminal of the fourth switch. The fifth switch includes a second terminal coupled to an anode of the OLED. The second terminal of the second switch is coupled to the second terminal of the third switch via a first capacitor. The second terminal of the second switch is coupled to a second reset signal via a second capacitor.

(21) Appl. No.: **15/554,220**


(22) PCT Filed: **Jul. 14, 2017**

(86) PCT No.: **PCT/CN2017/092923**

§ 371 (c)(1),
(2) Date: **Aug. 29, 2017**

(30) **Foreign Application Priority Data**

Jun. 28, 2017 (CN) 201710507798.2






Fig. 1 (Related art)




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10

PIXEL COMPENSATION CIRCUIT AND DISPLAY DEVICE

1. FIELD OF THE DISCLOSURE

[0001] The present disclosure relates to the field of display, and more particularly, to a pixel compensation circuit and a display device.

2. DESCRIPTION OF RELATED ART

[0002] In the field of display devices, compared with liquid-crystal displays (LCDs), the advantages of organic light-emitting diode (OLED) display devices are wide color gamut, high contrast, energy-saving, foldability, etc. so the OLED display devices are extremely competitive among new-generation display devices. In addition, an active-matrix organic light-emitting diode (AMOLED) technique is one of developmental trends in flexible display. As FIG. 1 illustrates, an AMOLED display device of the related art includes a basic driving circuit. The basic driving circuit includes a switch thin-film transistor (TFT) T1, a driving TFT T2, and a storage capacitor Cst. A driving current of the OLED is controlled by the driving TFT T1. The driving current is $I_{OLED}=k(V_{gs}-V_{th})^2$ where k indicates the amplification coefficient of the driving TFT T1, which is determined by the property of the driving TFT T1 itself, and Vth indicates the threshold voltage of the driving TFT T1. Because the threshold voltage Vth of the driving TFT T1 drifts easily, the driving current of the OLED tends to be erratic, which affects the quality of a panel.

SUMMARY

[0003] An object of the present disclosure is to provide a pixel compensation circuit and a display device to avoid an erratic electric current of an organic light-emitting diode (OLED) due to a drift of a threshold voltage to improve the image quality of a panel.

[0004] According to one aspect of the present disclosure, a pixel compensation circuit includes:

[0005] a first switch, comprising a control terminal, a first terminal, and a second terminal; the first terminal of the first switch being connected to a first voltage terminal; the control terminal of the first switch being connected to a light-emitting control terminal;

[0006] a second switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the second switch being connected to the second terminal of the second switch and the second terminal of the first switch; the first terminal of the second switch receiving a first reset signal;

[0007] a third switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the third switch receiving a control signal; the first terminal of the third switch receiving a data signal;

[0008] a driving switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the driving switch being connected to the second terminal of the third switch; the first terminal of the driving switch being connected to the second terminal of the first switch;

[0009] a fourth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fourth switch receiving a first scanning signal; the first terminal of the fourth switch being connected to a second

voltage terminal; the second terminal of the fourth switch being connected to the second terminal of the driving switch;

[0010] a fifth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fifth switch T5 receiving a second scanning signal; the first terminal of the fifth switch being connected to the second terminal of the driving switch;

[0011] an organic light-emitting diode (OLED), comprising an anode and a cathode; the anode being connected to a second terminal of the fifth switch; the cathode being connected to a third voltage terminal;

[0012] a first capacitor, comprising a first terminal and a second terminal; the first terminal of the first capacitor being connected to the second terminal of the second switch; the second terminal of the first capacitor being connected to the second terminal of the third switch; and

[0013] a second capacitor, comprising a first terminal and a second terminal; the first terminal of the second capacitor being connected to the second terminal of the second switch; the second terminal of the second capacitor being connected to a second reset signal,

[0014] wherein the driving switch, the first switch, the second switch, the fourth switch, and the fifth switch are all p-channel metal-oxide semiconductor (PMOS) transistors; the control terminal, the first terminal, and the second terminal of the driving switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the first switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the second switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the fourth switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the fifth switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively;

[0015] wherein the third switch is a PMOS transistor; the control signal received by the control terminal of the third switch is a third scanning signal scan; the control terminal, the first terminal, and the second terminal of the third switch correspond to a gate, a source, and a drain of the PMOS transistor, respectively.

[0016] According to another aspect of the present disclosure, a pixel compensation circuit includes:

[0017] a first switch, comprising a control terminal, a first terminal, and a second terminal; the first terminal of the first switch being connected to a first voltage terminal; the control terminal of the first switch being connected to a light-emitting control terminal;

[0018] a second switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the second switch being connected to the second terminal of the second switch and the second terminal of the first switch; the first terminal of the second switch receiving a first reset signal;

[0019] a third switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the third switch receiving a control signal; the first terminal of the third switch receiving a data signal;

[0020] a driving switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the driving switch being connected to the second terminal of the third switch; the first terminal of the driving switch being connected to the second terminal of the first switch;

[0021] a fourth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fourth switch receiving a first scanning signal; the first terminal of the fourth switch being connected to a second voltage terminal; the second terminal of the fourth switch being connected to the second terminal of the driving switch;

[0022] a fifth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fifth switch T5 receiving a second scanning signal; the first terminal of the fifth switch being connected to the second terminal of the driving switch;

[0023] an organic light-emitting diode (OLED), comprising an anode and a cathode; the anode being connected to a second terminal of the fifth switch; the cathode being connected to a third voltage terminal;

[0024] a first capacitor, comprising a first terminal and a second terminal; the first terminal of the first capacitor being connected to the second terminal of the second switch; the second terminal of the first capacitor being connected to the second terminal of the third switch; and

[0025] a second capacitor, comprising a first terminal and a second terminal; the first terminal of the second capacitor being connected to the second terminal of the second switch; the second terminal of the second capacitor being connected to a second reset signal.

[0026] According to still another aspect of the present disclosure, a display includes a pixel compensation circuit. The pixel compensation circuit includes:

[0027] a first switch, comprising a control terminal, a first terminal, and a second terminal; the first terminal of the first switch being connected to a first voltage terminal; the control terminal of the first switch being connected to a light-emitting control terminal;

[0028] a second switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the second switch being connected to the second terminal of the second switch and the second terminal of the first switch; the first terminal of the second switch receiving a first reset signal;

[0029] a third switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the third switch receiving a control signal; the first terminal of the third switch receiving a data signal;

[0030] a driving switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the driving switch being connected to the second terminal of the third switch; the first terminal of the driving switch being connected to the second terminal of the first switch;

[0031] a fourth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fourth switch receiving a first scanning signal; the first terminal of the fourth switch being connected to a second voltage terminal; the second terminal of the fourth switch being connected to the second terminal of the driving switch;

[0032] a fifth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fifth switch T5 receiving a second scanning signal; the first

terminal of the fifth switch being connected to the second terminal of the driving switch;

[0033] an organic light-emitting diode (OLED), comprising an anode and a cathode; the anode being connected to a second terminal of the fifth switch; the cathode being connected to a third voltage terminal;

[0034] a first capacitor, comprising a first terminal and a second terminal; the first terminal of the first capacitor being connected to the second terminal of the second switch; the second terminal of the first capacitor being connected to the second terminal of the third switch; and

[0035] a second capacitor, comprising a first terminal and a second terminal; the first terminal of the second capacitor being connected to the second terminal of the second switch; the second terminal of the second capacitor being connected to a second reset signal.

[0036] The adoption of the present disclosure will bring some benefits. Compared with the related art, the pixel compensation circuit and a display device proposed by the present disclosure is reset through a second switch, retrieves and compensates for the threshold voltage of a driving switch through a first capacitor, and makes all the electric current flow out of a fourth switch without passing the OLED to prevent the OLED from emitting light spontaneously, thereby avoiding the electric current of the OLED from being erratic due to a drift of the threshold voltage so as to improve the image quality of the panel.

BRIEF DESCRIPTION OF THE DRAWINGS

[0037] FIG. 1 illustrates a circuit diagram of a driving circuit of a conventional display.

[0038] FIG. 2 is a circuit diagram of a pixel compensation circuit according to a first embodiment of the present disclosure.

[0039] FIG. 3 illustrates a timing diagram of signals applied on the pixel compensation circuit shown in FIG. 2.

[0040] FIG. 4 illustrates waveforms of set timing applied to the pixel compensation circuit shown in FIG. 2.

[0041] FIG. 5 is a simulated waveform of signals applied to the pixel compensation circuit shown in FIG. 2.

[0042] FIG. 6 is a circuit diagram of a pixel compensation circuit according to a second embodiment of the present disclosure.

[0043] FIG. 7 illustrates a timing diagram of signals applied on the pixel compensation circuit shown in FIG. 6.

[0044] FIG. 8 illustrates waveforms of set timing applied to the pixel compensation circuit shown in FIG. 6.

[0045] FIG. 9 is a simulated waveform of signals applied to the pixel compensation circuit shown in FIG. 6.

[0046] FIG. 10 is a schematic diagram of the structure of a display device according to another embodiment of the present disclosure.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0047] FIG. 2 is a circuit diagram of a pixel compensation circuit according to a first embodiment of the present disclosure. The pixel compensation circuit includes a first switch T1, a second switch T2, a third switch T3, a driving switch T0, a fourth switch T4, a fifth switch T5, an organic light-emitting diode (OLED) D1, a first capacitor C1, and a second capacitor C2. The first switch T1 includes a control terminal, a first terminal, and a second terminal. The first

terminal of the first switch T1 is connected to a first voltage terminal VDD. The control terminal of the first switch T1 is connected to a light-emitting control terminal EM.

[0048] The second switch T2 includes a control terminal, a first terminal, and a second terminal. The control terminal of the second switch T2 is connected to the second terminal of the second switch T2 and the second terminal of the first switch T1. The first terminal of the second switch T2 receives a first reset signal SW.

[0049] The third switch T3 includes a control terminal, a first terminal, and a second terminal. The control terminal of the third switch T3 receives a control signal. The first terminal of the third switch T3 receives a data signal Data.

[0050] The driving switch T0 includes a control terminal, a first terminal, and a second terminal. The control terminal of the driving switch T0 is connected to the second terminal of the third switch T3. The first terminal of the driving switch T0 is connected to the second terminal of the first switch T1.

[0051] The fourth switch T4 includes a control terminal, a first terminal, and a second terminal. The control terminal of the fourth switch T4 receives a first scanning signal Xscan. The first terminal of the fourth switch T4 is connected to a second voltage terminal VCC. The second terminal of the fourth switch T4 is connected to the second terminal of the driving switch T0.

[0052] The fifth switch T5 includes a control terminal, a first terminal, and a second terminal. The control terminal of the fifth switch T5 receives a second scanning signal Yscan. The first terminal of the fifth switch T5 is connected to the second terminal of the driving switch T0.

[0053] The OLED D1 includes an anode and a cathode. The anode is connected to a second terminal of the fifth switch T5. The cathode is connected to a third voltage terminal VSS.

[0054] The first capacitor C1 includes a first terminal and a second terminal. The first terminal of the first capacitor C1 is connected to the second terminal of the second switch T2. The second terminal of the first capacitor C1 is connected to the second terminal of the third switch T3. The second capacitor C2 includes a first terminal and a second terminal. The first terminal of the second capacitor C2 is connected to the second terminal of the second switch T2. The second terminal of the second capacitor C2 is connected to a second reset signal Reset.

[0055] In this embodiment, the driving switch T0, the first switch T1, the second switch T2, the fourth switch T4, and the fifth switch T5 are all p-channel metal-oxide semiconductor (PMOS) transistors. The control terminal, the first terminal, and the second terminal of the driving switch T0 correspond to a gate, a drain, and a source of the PMOS transistor, respectively. The control terminal, the first terminal, and the second terminal of the first switch T1 correspond to a gate, a drain, and a source of the PMOS transistor, respectively. The control terminal, the first terminal, and the second terminal of the second switch T2 correspond to a gate, a drain, and a source of the PMOS transistor, respectively. The control terminal, the first terminal, and the second terminal of the fourth switch T4 correspond to a gate, a drain, and a source of the PMOS transistor, respectively. The control terminal, the first terminal, and the second terminal of the fifth switch T5 correspond to a gate, a drain, and a source of the PMOS transistor, respectively.

[0056] In this embodiment, the third switch T3 is a PMOS transistor. The control signal received by the control terminal of the third switch T3 is a third scanning signal scan. The control terminal, the first terminal, and the second terminal of the third switch T3 correspond to a gate, a source, and a drain of the PMOS transistor, respectively.

[0057] In this embodiment, a voltage set value of the second voltage terminal VCC is less than a voltage set value of the third voltage terminal VSS. The OLED D1 is an active-matrix organic light-emitting diode (AMOLED). The first capacitor C1 and the second capacitor C2 are both storage capacitors.

[0058] As FIG. 2 to FIG. 4 illustrate, the operating principle of the pixel compensation circuit is divided into a reset stage, a compensation stage, a data write-in stage, and a light-emitting stage.

[0059] At reset stage: The second switch T2 is turned on. The electric potential of a S-node is raised to $V_s = V_{sw} + V_{th}$ through the second switch T2 where V_{sw} indicates the voltage output by the first reset signal SW, and V_{th} indicates the threshold voltage of the second switch T2. At this time, the electric potential of the second reset signal Reset turns into a high voltage level from a voltage level. The electric potential of a G-node is $V_g = V_{ref}$ where V_{ref} indicates the reference voltage.

[0060] At compensation stage: When the electric potential of the second reset signal Reset turns into high voltage level from low voltage level, the electric potential of the S node is further raised high through a coupling effect of the second charge C2. At this time, when the driving switch T0 is turned on and the difference of the electric potential is stored in the first charge C1, the first charge C1 starts to discharge to the S node with the electric potential as $V_s = V_{ref} - V_{th}$ where V_{ref} indicates the reference voltage, and V_{th} indicates the threshold voltage of the driving switch T0. The driving switch T0 turns off. The threshold voltage V_{th} of the driving switch T0 is stored in the first charge C1. Meanwhile, the fourth switch T4 is turned on, and the fifth switch T5 is turned off. During the process of retrieving the threshold voltage V_{th} of the driving switch T0, all the electric current is flown out of the fourth switch T4 to avoid the OLED D1 to emit light spontaneously.

[0061] At data write-in stage: The third switch T3 is turned on, and the fourth switch T4 and the fifth switch T5 are turned off. At this time, the electric potential of the G-node is $V_g = V_{data}$ where V_{data} indicates the output voltage of the data signal. The operation of the first capacitor C1 and the second capacitor C2 connected in series makes the electric potential of the S-node to be $V_s = [C_2 / (C_1 + C_2)] * V_{ref} + [C_1 / (C_1 + C_2)] * V_{data} - V_{th}$ where C_1 indicates the capacitive value of the first capacitor C1, C_2 indicates the capacitive value of the second capacitor C2, V_{ref} indicates the reference value, V_{data} indicates the data voltage of the data signal, and V_{th} indicates the threshold voltage of the driving switch T0. Therefore, $V_{gs} = V_g - V_s = [C_2 / (C_1 + C_2)] * (V_{data} - V_{ref}) + V_{th}$ stands because the electric current passing the OLED D1 is $I = K * (V_{gs} - V_{th})^2$ where K indicates the amplification coefficient of the electric current of the driving switch T0. Therefore, $I = K * [C_2 / (C_1 + C_2)]^2 * (V_{data} - V_{ref})^2$ stands.

[0062] At light-emitting stage: The first switch T1 and the fifth switch T5 are both turned on. The second switch T2, the third switch T3, and the fourth switch T4 are all terminated. The OLED D1 emits light.

[0063] The pixel compensation circuit resets the S node through the second switch T2 and retrieves and compensates for the threshold voltage V_{th} of the driving switch T0 through a discharge of the first capacitor C1. Moreover, all the electric current is flown out of the fourth switch T4 without passing the OLED D1 at the compensation stage to prevent the OLED D1 from emitting light spontaneously, thereby avoiding the electric current of the OLED D1 from being erratic due to a drift of the threshold voltage to improve the image quality of the panel.

[0064] FIG. 5 is a simulated waveform graph of the pixel compensation circuit according to the embodiment of the present disclosure. As FIG. 5 illustrates, the pixel compensation circuit retrieves the threshold voltage V_{th} of the driving switch T0 through a discharge of the S node. When the threshold voltage V_{th} is retrieved, all the electric current is flown out of the fourth switch T4 without passing the OLED D1 to prevent the OLED D1 from emitting light spontaneously, thereby avoiding the electric current of the OLED D1 from being erratic due to the shift of the threshold voltage to improve the image quality of the panel.

[0065] FIG. 6 is a circuit diagram of a pixel compensation circuit according to a second embodiment of the present disclosure. Differing from the pixel compensation circuit introduced in the first embodiment, in the present embodiment a third switch T3 is an n-channel metal-oxide semiconductor (NMOS) transistor. A control signal received by a control terminal of a third switch T3 is a control signal output by a light-emitting control terminal EM. The control terminal, a first terminal, and a second terminal of the third switch T3 correspond to a gate, a source, and a drain of the NMOS transistor, respectively.

[0066] As FIG. 6 to FIG. 8 illustrates, the operating principle of the pixel compensation circuit is divided into a reset stage, a compensation stage, a data write-in stage, and a light-emitting stage.

[0067] At reset stage: The second switch T2 is turned on. The electric potential of a S-node voltage level is raised to $V_s = V_{sw} + V_{th}$ through the second switch T2 where V_{sw} indicates the voltage output by a first reset signal SW, and V_{th} indicates the threshold voltage of a second switch T2. At this time, the electric potential of a second reset signal Reset turns into a high voltage level from a voltage level. The electric potential of a G-node is $V_g = V_{ref}$ where V_{ref} indicates the reference voltage.

[0068] At compensation stage: When the electric potential of the second reset signal Reset turns into high voltage level from low voltage level, the electric potential of the S node is further raised high through a coupling effect of the second charge C2. At this time, when the driving switch T0 is turned on and the difference of the electric potential is stored in the first charge C1, the first charge C1 starts to discharge to the S node with the electric potential as $V_s = V_{ref} - V_{th}$ where V_{ref} indicates the reference voltage, and V_{th} indicates the threshold voltage of the driving switch T0. The driving switch T0 is turned off. The threshold voltage V_{th} of the driving switch T0 is stored in the first charge C1. Meanwhile, the fourth switch T4 is turned on, and the fifth switch T5 is turned off. During the process of retrieving the threshold voltage V_{th} of the driving switch T0, all the electric current is flown out of the fourth switch T4 to prevent an organic light-emitting diode (OLED) D1 from emitting light spontaneously.

[0069] At write-in stage: The third switch T3 is turned on, and the fourth switch T4 and the fifth switch T5 are turned off. At this time, the electric potential of the G-node is $V_g = V_{data}$ where V_{data} indicates the output voltage of a data signal. The operation of the first capacitor C1 and the second capacitor C2 connected in series makes the electric potential of the S-node to be $V_s = [C2/(C1+C2)] * V_{ref} + [C1/(C1+C2)] * V_{data} - V_{th}$ where C1 indicates the capacitive value of the first capacitor, C2 indicates the capacitive value of the second capacitor, V_{ref} indicates the reference value, V_{data} indicates the data voltage of the data signal, and V_{th} indicates the threshold voltage of the driving switch T0. Therefore, $V_{gs} = V_g - V_s = [C2/(C1+C2)] * (V_{data} - V_{ref}) + V_{th}$ stands because the electric current passing the OLED D1 is $I = K * (V_{gs} - V_{th})^2$ where K indicates the amplification coefficient of the electric current of the driving switch T0. Therefore, $I = K * [C2/(C1+C2)]^2 * (V_{data} - V_{ref})^2$ stands.

[0070] At light-emitting stage: The first switch T1 and the fifth switch T5 are both turned on. The second switch T2, the third switch T3, and the switch T4 are all terminated. The OLED D1 emits light.

[0071] The pixel compensation circuit resets the S node through the second switch T2 and retrieves and compensates for the threshold voltage V_{th} of the driving switch T0 through the discharge of the first capacitor C1. Moreover, all the electric current is flown out of the fourth switch T4 without passing the OLED D1 at the compensation stage to prevent the OLED D1 from emitting light spontaneously, thereby avoiding the electric current of the OLED D1 from being erratic due to a shift of the threshold voltage to improve the image quality of the panel.

[0072] FIG. 9 is a simulated waveform graph of the pixel compensation circuit according to the embodiment of the present disclosure. As FIG. 9 illustrates, the pixel compensation circuit retrieves the threshold voltage V_{th} of the driving switch T0 through the discharge of the S node. Moreover, all the electric current is flown out of the fourth switch T4 without passing the OLED D1 to prevent the OLED D1 from emitting light spontaneously, thereby avoiding the electric current of the OLED D1 from being erratic due to the shift of the threshold voltage to improve the image quality of the panel. As FIG. 6 illustrates, the control terminal of the third switch T3 and a control terminal of the first switch T1 in the pixel compensation circuit are both connected to the emitting control terminal to the emitting terminal so as to reduce the number of the signal lines to facilitate the development of the product.

[0073] FIG. 10 is a schematic diagram of the structure of a display device according to another embodiment of the present disclosure. The display device includes any one of the pixel compensation circuits introduced in the aforementioned embodiments. Other devices and functions of the display device are the same as devices and functions of the display device of related art so the present embodiment will not go into detail.

[0074] The pixel compensation circuit and the display device are reset through the second switch. The threshold voltage of the driving switch retrieved by the discharge of the first capacitor is compensated. Moreover, all the electric current is flown out of the fourth switch without passing the OLED D1 at the compensation stage to prevent the OLED D1 from emitting light spontaneously, thereby avoiding the

electric current of the OLED D1 from being erratic due to the shift of the threshold voltage to improve the image quality of the panel.

[0075] The present disclosure is described in detail in accordance with the above contents with the specific preferred examples. However, this present disclosure is not limited to the specific examples. For the ordinary technical personnel of the technical field of the present disclosure, on the premise of keeping the conception of the present disclosure, the technical personnel can also make simple deductions or replacements, and all of which should be considered to belong to the protection scope of the present disclosure.

1. A pixel compensation circuit, comprising

a first switch, comprising a control terminal, a first terminal, and a second terminal; the first terminal of the first switch being connected to a first voltage terminal; the control terminal of the first switch being connected to a light-emitting control terminal;

a second switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the second switch being connected to the second terminal of the first switch; the first terminal of the second switch receiving a first reset signal;

a third switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the third switch receiving a control signal; the first terminal of the third switch receiving a data signal;

a driving switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the driving switch being connected to the second terminal of the third switch; the first terminal of the driving switch being connected to the second terminal of the first switch;

a fourth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fourth switch receiving a first scanning signal; the first terminal of the fourth switch being connected to a second voltage terminal; the second terminal of the fourth switch being connected to the second terminal of the driving switch;

a fifth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fifth switch receiving a second scanning signal; the first terminal of the fifth switch being connected to the second terminal of the driving switch;

an organic light-emitting diode (OLED), comprising an anode and a cathode; the anode being connected to a second terminal of the fifth switch; the cathode being connected to a third voltage terminal;

a first capacitor, comprising a first terminal and a second terminal; the first terminal of the first capacitor being connected to the second terminal of the second switch; the second terminal of the first capacitor being connected to the second terminal of the third switch; and

a second capacitor, comprising a first terminal and a second terminal; the first terminal of the second capacitor being connected to the second terminal of the second switch; the second terminal of the second capacitor being connected to a second reset signal,

wherein the driving switch, the first switch, the second switch, the fourth switch, and the fifth switch are all p-channel metal-oxide semiconductor (PMOS) transistors; the control terminal, the first terminal, and the

second terminal of the driving switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the first switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the second switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the fourth switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the fifth switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively;

wherein the third switch is a PMOS transistor; the control signal received by the control terminal of the third switch is a third scanning signal scan; the control terminal, the first terminal, and the second terminal of the third switch correspond to a gate, a source, and a drain of the PMOS transistor, respectively.

2. A pixel compensation circuit, comprising

a first switch, comprising a control terminal, a first terminal, and a second terminal; the first terminal of the first switch being connected to a first voltage terminal; the control terminal of the first switch being connected to a light-emitting control terminal;

a second switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the second switch being connected to the second terminal of the first switch; the first terminal of the second switch receiving a first reset signal;

a third switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the third switch receiving a control signal; the first terminal of the third switch receiving a data signal;

a driving switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the driving switch being connected to the second terminal of the third switch; the first terminal of the driving switch being connected to the second terminal of the first switch;

a fourth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fourth switch receiving a first scanning signal; the first terminal of the fourth switch being connected to a second voltage terminal; the second terminal of the fourth switch being connected to the second terminal of the driving switch;

a fifth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fifth switch receiving a second scanning signal; the first terminal of the fifth switch being connected to the second terminal of the driving switch;

an organic light-emitting diode (OLED), comprising an anode and a cathode; the anode being connected to a second terminal of the fifth switch; the cathode being connected to a third voltage terminal;

a first capacitor, comprising a first terminal and a second terminal; the first terminal of the first capacitor being connected to the second terminal of the second switch; the second terminal of the first capacitor being connected to the second terminal of the third switch; and

- a second capacitor, comprising a first terminal and a second terminal; the first terminal of the second capacitor being connected to the second terminal of the second switch; the second terminal of the second capacitor being connected to a second reset signal.
3. The pixel compensation circuit of claim 2, wherein the driving switch, the first switch, the second switch, the fourth switch, and the fifth switch are all p-channel metal-oxide semiconductor (PMOS) transistors; the control terminal, the first terminal, and the second terminal of the driving switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the first switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the second switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the fourth switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the fifth switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively.
4. The pixel compensation circuit of claim 2, wherein the third switch is a PMOS transistor; the control signal received by the control terminal of the third switch is a third scanning signal scan; the control terminal, the first terminal, and the second terminal of the third switch correspond to a gate, a source, and a drain of the PMOS transistor, respectively.
5. The pixel compensation circuit of claim 2, wherein the third switch is an n-channel metal-oxide semiconductor (NMOS) transistor; the control signal received by the control terminal of the third switch is a control signal output by the light-emitting control terminal; the control terminal, the first terminal, and the second terminal of the third switch correspond to a gate, a source, and a drain of the NMOS transistor, respectively.
6. The pixel compensation circuit of claim 2, wherein a voltage set value of the second voltage terminal is less than a voltage set value of the third voltage terminal; the OLED is an active-matrix organic light-emitting diode (AMOLED); the first capacitor and the second capacitor are both storage capacitors.
7. A display, comprising a pixel compensation circuit, the pixel compensation circuit comprising:
- a first switch, comprising a control terminal, a first terminal, and a second terminal; the first terminal of the first switch being connected to a first voltage terminal; the control terminal of the first switch being connected to a light-emitting control terminal;
 - a second switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the second switch being connected to the second terminal of the first switch; the first terminal of the second switch receiving a first reset signal;
 - a third switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the third switch receiving a control signal; the first terminal of the third switch receiving a data signal;
 - a driving switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the driving switch being connected to the second terminal of the third switch; the first terminal of the driving switch being connected to the second terminal of the first switch;
 - a fourth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fourth switch receiving a first scanning signal; the first terminal of the fourth switch being connected to a second voltage terminal; the second terminal of the fourth switch being connected to the second terminal of the driving switch;
 - a fifth switch, comprising a control terminal, a first terminal, and a second terminal; the control terminal of the fifth switch receiving a second scanning signal; the first terminal of the fifth switch being connected to the second terminal of the driving switch;
 - an organic light-emitting diode (OLED), comprising an anode and a cathode; the anode being connected to a second terminal of the fifth switch; the cathode being connected to a third voltage terminal;
 - a first capacitor, comprising a first terminal and a second terminal; the first terminal of the first capacitor being connected to the second terminal of the second switch; the second terminal of the first capacitor being connected to the second terminal of the third switch; and
 - a second capacitor, comprising a first terminal and a second terminal; the first terminal of the second capacitor being connected to the second terminal of the second switch; the second terminal of the second capacitor being connected to a second reset signal.
8. The display of claim 7, wherein the driving switch, the first switch, the second switch, the fourth switch, and the fifth switch are all p-channel metal-oxide semiconductor (PMOS) transistors; the control terminal, the first terminal, and the second terminal of the driving switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the first switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the second switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the fourth switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively; the control terminal, the first terminal, and the second terminal of the fifth switch correspond to a gate, a drain, and a source of the PMOS transistor, respectively.
9. The display of claim 7, wherein the third switch is a PMOS transistor; the control signal received by the control terminal of the third switch is a third scanning signal scan; the control terminal, the first terminal, and the second terminal of the third switch correspond to a gate, a source, and a drain of the PMOS transistor, respectively.
10. The display of claim 7, wherein the third switch is an n-channel metal-oxide semiconductor (NMOS) transistor; the control signal received by the control terminal of the third switch is a control signal output by the light-emitting control terminal; the control terminal, the first terminal, and the second terminal of the third switch correspond to a gate, a source, and a drain of the NMOS transistor, respectively.

11. The display of claim 7, wherein a voltage set value of the second voltage terminal is less than a voltage set value of the third voltage terminal; the OLED is an active-matrix organic light-emitting diode (AMOLED); the first capacitor and the second capacitor are both storage capacitors.

* * * * *

专利名称(译)	像素补偿电路和显示装置		
公开(公告)号	US20190005876A1	公开(公告)日	2019-01-03
申请号	US15/554220	申请日	2017-07-14
[标]发明人	LIU JIE		
发明人	LIU, JIE		
IPC分类号	G09G3/3233		
CPC分类号	G09G3/3233 G09G2300/0819 G09G2310/061 G09G2320/045 G09G2300/0842		
优先权	201710507798.2 2017-06-28 CN		
其他公开文献	US10204554		
外部链接	Espacenet USPTO		

摘要(译)

提供像素补偿电路和显示器。第一，第三，第四和第五开关包括分别耦合到发光控制端子的控制端子，控制信号，第一扫描信号和第二扫描信号。第二开关包括连接到第二开关的第二端子的控制端子。驱动开关包括连接到第三开关的第二端子的控制端子，连接到第一开关的第二端子的第一端子，以及连接到第四开关的第二端子的第二端子。第五开关包括耦合到OLED的阳极的第二端子。第二开关的第二端子经由第一电容器耦合到第三开关的第二端子。第二开关的第二端子经由第二电容器耦合到第二复位信号。

